

Fig. 1




Fig. 2




Fig. 3



Module Type	Process Time	Overhead Time	Process + Overhead
VP	52	10	62
VPC	60	5	65
CT	46	10	56
SB	60	7	67
SBC	45	5	50
PEB	60	5	65
PEBC	45	5	50
DEV	100	10	110
HB	25	10	35
HBC	22	10	32
EXPOSURE	10	15	25
OEBR	20	5	25
TARC	60	10	70
BARC	60	6	66
More?			


Transport Type	Trnsport Time
CES	6
Captive-1	6
Captive-2	6
SI	6
IBTA	5
More?	

LOAD-LOCK = CASSETTE

System throughput, (WPH) →		80		504		506		508	
System takt time (sec/wafer) →		80		45					
Process Step	Module type	Process + Overhead Time	Transport Time	Module Takt Time	Number of Modules Required	Fundamental Period			
0	CASSETTE	0		0					
	CES		6						
1	VP	62		74	2	20.00			
	IBTA		5						
2	VPC	65		75	2	38.00			
	C-1		6						
3	CT	56		68	2	38.50			
	C-1		6						
4	SB	67		79	2	38.50			
	IBTA		5						
5	SBC	50		60	2	20.00			
	C-1		5						
6	EXPOSURE	25		35	1	28.00			
	S1		6						
7	PEB	65		77	2	34.25			
	IBTA		5						
8	PEBC	50		60	2	37.50			
	C-1		6						
9	DEV	110		122	3	35.00			
	C-1		6						
10	HB	35		47	2	35.00			
	C-1		6						
11	HBC	32		44	1	37.50			
	CES		6						
12	CASSETTE	0		12	1	32.50			
			0						
13	Vacant	0							
			0						
14	Vacant	0							
			0						
15	Vacant	0							
			0						
16	Vacant	0							
			0						
17	Vacant	0							
			0						
18	Vacant	0							
			0						
502						22	38.5		
500							45		
							45		


Actual sending period →

Process Step	Module type Transport type	Process + Overhead Time	Transport Time	Time module need to be served	
0	CASSETTE	0		Actual	Normalized
1	CES	62	6	0	0.000
2	VP	65	5	68	1.511
3	IBTA	65	6	138	3.067
4	VPC	56	6	200	4.444
5	C-1	67	5	273	6.067
6	CT	50	5	328	7.269
7	C-1	25	6	358	7.956
8	SB	65	5	429	9.533
9	IBTA	50	6	484	10.756
10	SBC	110	6	600	13.333
11	C-1	35	6	641	14.244
12	EXPOSURE	32	6	685	15.089
13	HBC	0	0	685	15.222
14	CES	0	0	685	0.000
15	VACANT	0	0	685	0.000
16	VACANT	0	0	685	0.000
17	VACANT	0	0	685	0.000
18	VACANT	0	0	685	0.000



Vacant 0.000  
 Vacant 0.000  
 Vacant 0.000  
 Vacant 0.000  
 Vacant 0.000  
 Vacant 0.000  
 CASSETTE 0.222  
 HBC 0.089  
 HB 0.244  
 DEV 0.333  
 PEB 0.756  
 PEB 0.533  
 EXPOSURE 0.956  
 SBC 0.289  
 SB 0.067  
 CT 0.444  
 VPC 0.067  
 VP 0.511  
 CASSETTE 0.000

Fig. 6



800 814 816 818 820

Process Step (1)	Module type (2)	8 As-is (3)	80 Target (4)	80+0 Gap (5)	9 Clue (6)	Actual Clue (6)
0	CASSETTE	0.000	0.000	0.000	0.000	0.000
1	VP	0.511	0.511	0.000	0.000	0.000
2	VPC	0.067	0.067	0.000	0.000	0.000
3	CT	0.444	0.444	0.000	0.000	0.000
4	SB	0.067	0.067	0.000	0.000	0.000
5	SBC	0.289	0.289	0.000	0.000	0.000
6	EXPOSURE	0.956	0.956	0.000	0.000	0.000
7	PEB	0.533	0.533	0.000	0.000	0.000
8	PEBC	0.756	0.756	0.000	0.000	0.000
9	DEV	0.333	0.333	0.267	0.267	12.000
10	HB	0.244	0.244	0.678	0.411	18.490
11	HBC	0.069	0.069	0.000	0.322	14.510
12	CASSETTE	0.222	0.222	0.000	0.000	0.000
13	Vacant	0.000	0.000	0.000	0.000	0.000
14	Vacant	0.000	0.000	0.000	0.000	0.000

802 →  
804 →  
806 →

809 →  
808 →  
800 →  
810 →  
812 →




Table 2 Matrix relating gaps to queues. See Eq (3) of text

Gap	0.000
	0.000
	0.000
	0.000
	0.000
	0.000
	0.000
	0.000
	0.267
	0.678
	0.000

	O O O O O O O O O O
	O O O O O O O O O T
	O O O O O O O O T T
	O O O O O O O T T T
	O O O O O O T T T T
	O O O O O T T T T T
	O O O O T T T T T T
	O O T T T T T T T T
	O T T T T T T T T T
	T T T T T T T T T T

**Table 3** Modified matrix to imposed constraints  $q_i = 1$  3.4.7 See Eq (4) of text.

[illegible]

Table 4 Inverse of "constraint" matrix

1	1	0000000000000000
		0100000000000000
		0010000000000000
		0001000000000000
		0000100000000000
		0000010000000000
		0000001000000000
		0000000100000000
		0000000010000000
		0000000001000000
		0000000000100000
		0000000000010000
		0000000000001000
		0000000000000100
		0000000000000010
		0000000000000001

Fig. 8

Que
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.267
0.411
-0.678

Gap
0.000
0.000
0.000
* 0.000
** 0.000
0.000
0.000
- 0.000
0.27
0.68
0.000



902



900

A typical recipe




Same process steps but with different process times and/or temperature



Different process steps, times and/or temperature

- Color legend:
- ☒ Process critical, no delay allowed
  - ☐ Process critical, some delay allowed
  - ☐ Process somewhat critical, some delay allowed
  - ☒ Process not critical, delay allowed
  - ☒ Wafer transport

Fig. 9



**Fig. 10**




Fig. 11




Fig. 12




Fig. 13




Fig. 14